



Title: GENERATING ADJUSTABLE-DELAY CLOCK SIGNAL FOR PROCESSING COLOR SIGNALS
Inventor: Ha Chu Vu
Docket No.: 08211/0200375-US0

1/16




Fig. 1

Title: GENERATING ADJUSTABLE-DELAY CLOCK
SIGNAL FOR PROCESSING COLOR SIGNALS
Inventor: Ha Chu Vu
Docket No.: 08211/0200375-US0

2/16




Fig. 2




Fig. 3

Title: GENERATING ADJUSTABLE-DELAY CLOCK
SIGNAL FOR PROCESSING COLOR SIGNALS
Inventor: Ha Chu Vu
Docket No.: 08211/0200375-US0

4/16




Fig. 4




Fig. 5

Title: GENERATING ADJUSTABLE-DELAY CLOCK
SIGNAL FOR PROCESSING COLOR SIGNALS
Inventor: Ha Chu Vu
Docket No.: 08211/0200375-US0

6/16




Fig. 6

Title: GENERATING ADJUSTABLE-DELAY CLOCK
SIGNAL FOR PROCESSING COLOR SIGNALS

Inventor: Ha Chu Vu

Docket No.: 08211/0200375-US0


7/16

700 ↗

PHASE	α DEG.	SIMULATED		SET 1		SET 2	
		a	b	a	b	a	b
P1	0	16	0	4	0		
M1	11.25	12	4	3	1		
M2	22.5	8	8	2	2		
M3	33.75	4	12	1	3		
P2	45	0	16	0	4		
				TOTAL1 = 16	TOTAL2 = 4		
				PHASE STEP = $360^\circ/32 = 11.25^\circ$			
				$45^\circ/4 = 11.25^\circ$			

WEIGHT VALUES FOR SIMULATED PHASES

Fig. 7



PHASE ADJUSTER

Fig. 8




Fig. 9

PHASE ADJUSTER IC

10/16





Fig. 10


$VDDA \supset$
 $VSSA \supset$

Title: GENERATING ADJUSTABLE-DELAY CLOCK
SIGNAL FOR PROCESSING COLOR SIGNALS
Inventor: Ha Chu Vu
Docket No.: 08211/0200375-US0

11/16

Fig. 11





PHASE SELECTOR CHIP


Fig. 11A

Title: GENERATING ADJUSTABLE-DELAY CLOCK SIGNAL FOR PROCESSING COLOR SIGNALS

INVENTOR: Ha Chu Yu

Inventor: Ha Chu vu
Docket No : 08211/0200375-US0

13/16



Title: GENERATING ADJUSTABLE-DELAY CLOCK SIGNAL FOR PROCESSING COLOR SIGNALS

SIGNAL FOR PROCT
Inventor: Ha Chu Vu

Inventor: Ha Chu vu
Docket No.: 08211/0200375-1150

14/16




Fig. 12

15/16




Fig. 13




Fig. 14